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Abstract:Rapid growth in communication technology has been seen over the past few years. Current 
3G and 4G systems provide enhanced features captivating more and more users. However, with the 
ever increasing user demand, providing satisfactory data rate or speed remains an issue. Futuristic 5G 
systems with hundred times faster data rates are thus already in the reckoning. Communication 
systems that can serve low error rates at minimum delay are the need of the hour. DPLL based 
receiver packages find place in modern day communication setups. In recent times, many such 
standalone receiver designs based on popular techniques such as Zero Crossing (ZC), polynomial 
fitting etc. have been proposed to exhibit satisfactory error performance. But DPLL loop action leads 
to degraded time performance and so current research focuses on minimizing this time delay. A 
detailed survey on different time performance improvement techniques for DPLL systems is presented 
here. 
Keywords:time efficiency, acquisition, time jitter, delay 
 
1. Introduction 
   Sampled domain version of traditional phase locked loops 
with a digital Phase-Frequency Detector (PFD) are termed as 
Digital Phase Locked Loops (DPLLs) [1][2]. DPLLs play a 
versatile role in modern day communication setups 
performing carrier regeneration in non-coherent systems 
where the channel information is not known to the receiver 
[2], symbol retrieval in coherent setups for known channel 
[3], multiple clock distribution into sub-systems using 
divider units besides providing time synchronization in 
communication systems [2]. DPLLs are thus widely utilized 
in the field of communication. 
  Contemporary DPLL systems proposed in [1][4] stress on 
time efficient recovery of symbols under critically degraded 
channel conditions. A Zero Crossing Digital Phase Locked 
Loop (ZC-DPLL) with a linear PFD response, fast locking, 
low phase error and wider lock-in range has been proposed 
in [1]. Another ZC-DPLL design is suggested in [4] that 
introduces a hyperbolic non-linearity and a sigma-delta unit 
to ensure better adaption of the loop filter achieving 
improved time jitter and lock-in range performance under 
high Doppler environments. On the contrary, another class of 
DPLL aims to achieve significantly lower BER levels 
involving computationally complex processes resulting in 
degraded time performance. The LSPF-DPLL system in [2] 
and the ZC-DPLL system in [3] incorporate complex 
Left/Right (L/R) shift algorithms to build the Numerically 
Controlled Oscillator (NCO) and Digitally Controlled 
Oscillator (DCO) units respectively and are bottlenecked by 
poor time performance. Current research therefore focuses 
on enhancing the time efficiency of such low BER systems 
as in [2][3][5] and also on proposing new DPLL designs 
which provide an optimum balance between error and time 
performance. A survey on different time performance 
improvement techniques that have been reported for DPLL 
based communication systems is presented here. 
The organization of the remaining portion of this paper 
into different sections is as follows. In Section II, the 
significant background details that should be kept under 
consideration are briefly discussed. Section III emphasizes 
on evolution of DPLLs in relation with different generations 
of communication technology. The current state of research 
in DPLL technology is also identified in this section. In 
Section IV, a detailed survey and analysis of different time 
performance improvement techniques suggested for DPLLs 
is presented. Finally, Section V summarizes the discussion. 
2.Background Considerations 
 
DPLLs provide a generic communication system design 
providing acceptable performance levels for widely varying 
wireless environment [1][6]. Also, DPLL principle being 
phase-based provides generic transmission model with phase 
containing the most crucial information of any signal [2][5]. 
However, for utilizing DPLL efficiency, choosing a proper 
transmission scheme is inevitable. Also, a detailed analysis 
of different wireless channel environments that DPLL based 
setups may be subjected to is crucial. A theoretical analysis 
of different sub-systems of the DPLL is needed for proper 
understanding of loop action. 
2.1 QPSK Signal Model 
 Quadri-phase signals conserve bandwidth significantly 
through dibit transmission maintaining well separated 
decision boundaries for low BER as suggested in [2][6][7]. 
DPLL systems provide optimum performance with QPSK 
signals as suggested in [2][5][8] and thus are popularly used 
as standard modulation schemes for DPLL based 
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communication [3]. The quadrature phase signals are defined 
as shown in eq. (1) 
𝑠 𝑡 = 𝐴 cos 2𝜋𝑓𝑐𝑡 + 𝜃𝑖                    (1) 
 0 ≤ 𝑡 ≤ 𝑇, 𝑖 = 1,2,3,4 
𝜃𝑖 =
(2𝑖 − 1)𝜋
4
 
where, 𝐴 is the symbol amplitude, 𝑓𝑐  is the frequency for 
transmission and 𝜃𝑖  is the QPSK phase. The four possible 
phases are:  
𝜋
4
, 
3𝜋
4
, 
5𝜋
4
 , 
7𝜋
4
 . 
2.2 Wireless Faded Environment 
Fading channel models with Rayleigh and Rician probability 
distributions provide statistical estimates of realistic wireless 
environment for urban and rural areas respectively as 
discussed in [2][5][7] and thus DPLL based communication 
systems are tested under them. 
The received signal s(t) under Rayleigh faded wireless 
channel for NLOS condition between transmitter and 
receiver is given by eq. (2): 
𝑠 𝑡 =  𝑎𝑘 cos(𝜔𝑐𝑡 + 𝜔𝑑𝑘 + ∅𝑘)
𝑁
𝑘=1                (2)  
    where ak is the k
th
path gain, ωc is the carrier frequency in 
radians, ωdk is angular Doppler frequency due to relative 
transmitter-receiver relative motion for k
th
path and 𝜙k is the 
random phase for the k
th
path[2][5][9]. The probability 
density function for Rayleigh Distribution is shown in eq. 
(3): 
𝐹 𝑟 =
𝑟
𝜍2
exp  −
𝑟2
2𝜍2
            𝑟 ≥ 0            (3) 
Similarly, the received signal r(t) for Rician Faded wireless 
channel where there exists a strong LOS component along 
with the NLOS scenario is given by eq. (4): 
𝑟 𝑡 = 𝑠 𝑡 + 𝑘𝑑  cos(𝜔𝑐𝑡 + 𝜔𝑑𝑡)         (4) 
 
where s(t) is the contribution due to the NLOS components, 
kd indicates the signal strength for the LOS component, and 
ωd is the angular Doppler frequency component in radians 
[2][5][10]. The probability density function for Rician 
distribution is expressed by eq. (5): 
  𝐹 𝑟 =
𝑟
𝜍2
exp  −
𝑟2+𝑘𝑑
2
2𝜍2
 . 𝐼𝑜(
𝑟𝑘𝑑
𝜍2
 )         𝑟 ≥ 0    (5) 
𝐼𝑜(. ) represents the 0
th
 order modified Bessel Function of 
first kind. 
DPLL based communication systems have been suggested in 
[2] for analysis under more accurate estimates of Nakagami-
m fading channel which represents a generalized picture 
combining fading effects of Rayleigh and Rician models. 
The value of m is varied to change the density function for 
statistical estimate of the channel to provide realistic channel 
estimates. 
2.3 Components of a DPLL 
The components of a typical DPLL are shown in Figure 1. 
 
Figure 1: Components of Digital Phase Locked Loop 
A typical DPLL consists of three typical components which 
are discussed below: 
 
2.3.1 Phase Frequency Detector (PFD) 
The phase of the incoming reference signal is compared with 
that of the locally generated signal of the oscillator to detect 
the phase error between two signals. It is popularly realized 
as a digital multiplier which multiplies both the signals to 
obtain a resultant signal containing a high frequency term 
and another slow changing term which gives the phase 
difference  between the two signals [2][3][11][12]. The 
action of the PFD has been illustrated in eq. (6), (7) and (8). 
Let x(n) be the input signal such that 
𝑥 𝑛 = 𝑠𝑖𝑛(𝜔𝑛 + 𝜃𝑖)                           (6) 
where 𝜔 and 𝜃𝑖are the angular transmission frequency and 
phase of the reference signal respectively. The feedback 
element of DPLL i.e. Voltage Controlled Oscillator (VCO) 
will generate a sinusoidal signal eVCO(n) given by eq. (7) 
𝑒𝑉𝐶𝑂(𝑛) = 𝐴 cos(𝜔𝑉𝐶𝑂 + 𝜃𝑉𝐶𝑂)𝑛               (7) 
where  𝜔𝑉𝐶𝑂  and  𝜃𝑉𝐶𝑂  are the angular frequency and phase 
of the VCO‘s generated signal. If the output of the phase 
detector is denoted by 𝑣𝑑 (𝑛) then  
 
𝑣𝑑 𝑛 = 𝐾 sin 𝜔𝑛 + 𝜃𝑖 × cos(𝜔𝑉𝐶𝑂𝑛 + 𝜃𝑉𝐶𝑂) 
𝑣𝑑 𝑛 =
𝐾
2
[sin 𝜔 + 𝜔𝑉𝐶𝑂 𝑛 + 𝜃𝑖 + 𝜃𝑉𝐶𝑂
+ sin( 𝜔 − 𝜔𝑉𝐶𝑂 𝑛 + 𝜃𝑖 − 𝜃𝑉𝐶𝑂)] 
where K is the phase detector gain. If 𝜔 = 𝜔𝑉𝐶𝑂  then,  
𝑣𝑑 𝑛 =
𝐾
2
 sin( 2𝜔𝑛 + 𝜃𝑉𝐶𝑂 + 𝜃𝑖 + sin(𝜃𝑖 − 𝜃𝑉𝐶𝑂)] (8) 
Eq. (8) represents output of the PFD and it is fed to the Loop 
Filter. 
2.3.2 Loop Filter (LF) 
    The PFD output contains two terms, one is a high 
frequency component and the other is a slow changing phase 
error signal which stores useful information, so the loop filter 
eliminates the high frequency component acting as a low 
pass filter and at the output of the LF, we have only the 
phase error signal [2][3]. Eq. (9) and (10) govern the filtering 
action as below: 
Let 𝑣𝑓 𝑛 denotes the filter output: 
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 𝑣𝑓 𝑛 =
𝐾
2
[𝑠𝑖𝑛 𝜃𝑖 − 𝜃𝑉𝐶𝑂 ]                         (9) 
If (𝜃𝑖 − 𝜃𝑉𝐶𝑂) ≪ 1, then approximation of 𝑣𝑓(𝑛) is given 
by 
          𝑣𝑓 𝑛 =
𝐾
2
[𝜃𝑖 − 𝜃𝑉𝐶𝑂 ]                     (10) 
      Eq. (10) is the loop filter output and it is fed to the VCO. 
 
 
2.3.3 Voltage Control Oscillator (VCO) 
    It represents an oscillator which adjusts the local 
oscillator‘s free running frequency in accordance with the 
control input, i.e. the LF output [3]. The control voltage as 
depicted in eq. (10) is fed to the VCO which varies the 
frequency of the local oscillator to achieve the ‗phase-
frequency locking‘ of both the signals [5][11]. In DPLLs a 
sampled version of the VCO is used which is represented by 
eq. (11) as below: 
𝑓𝑉𝐶𝑂 = (
𝑀
2𝑗
+ 𝑐) × 𝑓𝑓𝑟𝑒𝑒  𝑟𝑢𝑛𝑛𝑖𝑛𝑔                (11)  
where 𝑓𝑉𝐶𝑂  is the adjustable VCO frequency, M is an integer 
value lying in the range −2𝑗−1 ≤ 𝑀 ≤ 2𝑗−1, c is a constant 
value, j is number of bits for digitization and 𝑓𝑓𝑟𝑒𝑒  𝑟𝑢𝑛𝑛𝑖𝑛𝑔  is 
the free running VCO frequency. 
3.DPLL Technology over the years 
    Communication technologies have evolved over the years 
and indeed very rapidly in the recent times. DPLLs have 
always been popular in different aspects of communication 
technology mainly because of its versatility and generic 
nature [2]. DPLL technology has therefore evolved hand in 
hand with the evolution of different generations of 
communication technologies and to understand this parallel 
evolution, a brief discussion on evolution of different 
generations of communication technologies and the 
simultaneous evolution of DPLLs is presented here. Also, 
this discussion ultimately helps in tracking the current state 
of research in DPLL technology. 
3.1 Evolution of Communication Technologies 
In the last two decades or so, communication technologies 
have rapidly evolved with the introduction of a number of 
new communication standards which exhibit a very subtle 
balance between crucial parameters such as error 
performance, power levels required for transmission and 
reception, bandwidth efficiency, throughput etc. and also on-
chip circuitry optimized in terms of device level power and 
speed of operation. After an initial advent of the 1
st
 
Generation Communication standards popularly known as 
1G standard in USA in 1940s (and Europe in 1950s), mobile 
communications gained popularity with Cordless Telephones 
(CTO and CTI), paging systems, private mobile radio 
systems, cellular systems such as AMPS etc. and also mobile 
satellite systems such as INMARSAT [13]. However, mobile 
communications were still not very popular among the 
masses and were mainly used by the defence organisations 
and powerful bodies mainly because of the high setup and 
usage costs. The 2G standards came up with the introduction 
to GSM (Global System for Mobile Communications) in 
1990s in Europe. Unlike 1G which was limited to voice, 2G 
provided both voice and limited data services using digital 
modulation schemes to popularize mobile communications 
[2][13]. The mobile technology using General Packet Radio 
Services (GPRS) were termed as 2.5G systems enhancing the 
data capacity of GSMs. Packet Switched techniques replaced 
Circuit Switched techniques for higher link efficiency. Rapid 
growth was experienced from the stage when 2.5G standards 
were introduced. The 3G technology aims at providing a 
single standard network instead of different networks in 
USA, Europe etc. to ensure reusability of communication 
devices and specifications. 3G adds multimedia services, live 
video streaming, audio and graphics applications to the 
second generation mobiles [13]. From the period when 3G 
wasn‘t even fully implemented, limited speed (maximum of 
2 Mbps) was a big issue and so it led to the need for 4
th
 
Generation Mobile Communications (4G). It aims at 
achieving data transfer speeds up to 50 times that of 3G 
networks with Long Term Evolution (LTE) as a base. With 
huge rise in user demand, low latency  5G technology is 
being already talked about and it aims at meeting the end 
user requirements with 100 times higher data rate per user 
and 1000 times more capacity [13]. 
3.2 Evolution of DPLLs for Communication 
Digital Phase Locked Loops play a very significant role in 
the evolution of contemporary communication systems. 
Communication technologies have evolved in a massive 
manner with prime focus on optimum reception of signals. 
Till around the period of 1930s, Armstrong‘s Super 
Heterodyne receiver which performed signal reception by a 
number of frequency range translations of the received signal 
was widely used in spite of the complex circuitry involved. 
However, there was a continuous effort on the part of 
scientists of that time to develop an alternative to the 
complex design. In 1932, the first automatic synchronization 
device termed as the ‗homodyne‘ or ‗direct conversion 
receiver‘ was developed [2][5] to directly tune to a single 
locally generated frequency. This aspect was presented in 
1932 by Henri de Bellescize, in the French journal L‘Onde 
Lectrique and thus popularized the Homodyne as the modern 
day Phase Locked Loops [2]. The on-chip implementation of 
PLLs on monolithic ICs was introduced by Signetics in 1969 
followed by RCA introducing the CD4046 CMOS Micro 
power PLLs a few years later establishing Phase Locked 
Loops as an efficient communication device[2][3]. 
3.3 Current State of DPLL based Communication 
     The current research trends in the field of DPLL based 
Wireless Communications doesn‘t just concentrate on the 
traditional aspect of error rate minimization. It also equally 
emphasizes on device level implementation of the standard 
communication systems that are designed to suit particular 
error rates. It has been recently emphasized on achieving 
good DPLL performance in terms of reduced supply power 
levels, enhanced speed, enhanced throughput, reduced delay, 
improved time efficiency and reduced time jitter[13]. 
Efficient communication is a time dependant process and 
delays of any form degrade the performance of the system by 
a large extent [12]. A contemporary aspect of research is to 
enhance time performance of DPLL systems by reducing 
delays in terms of time jitter, linearization of processes, 
processing time etc. 
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4. Time Performance Improvement in DPLL 
Systems 
 DPLL systems suffer from degraded time performance due 
to many reasons which include jitter delay due to internal 
noise circulation, constantly high system bandwidth, non-
linear PFD response leading to high locking time, 
redundancies in design of DPLL sub-units and intensive 
computations leading to processing delays etc. [1][2][3][10]. 
Some effective techniques to improve time efficiency are 
outlined below: 
 linearization of PFD response to reduce lock time. 
 two-step acquisition: frequency and phase track 
with high and low system bandwidth respectively. 
 simplifying the feedback path to achieve fast lock. 
 reducing redundancies in DPLL sub-units for faster 
loop action. 
 a possible way could also be parallel execution of 
intensive computations on multiple processor 
cores. 
To have a clear idea of the different techniques used for time 
efficiency improvement, a detailed survey is carried out 
below. 
   The design and implementation of a Bang-Bang Digital 
PLL was discussed in [14]. The proposed model presents a 
fast locking Bang-Bang Digital LC PLL design which uses 
multiphase output using a magnetically-coupled loop of 
oscillators operating at 25 GHz. The proposed design uses a 
novel oscillator design to generate eight output phases using 
magnetic coupling. A passive network interconnects the four 
DCOs to generate eight different phases at the cumulated 
output [15]. This structure leads to an interconnect between 
the oscillators and leads to a standard area improvement of 
2x times. This leads to minimization in terms of power and 
makes it a suitable candidate of low power wireline 
communications. Fast wake up of the PLL system is 
achieved by calibrating the phase with respect to the input 
reference signal using a first order loop leading to fast phase 
locking of the system as stated in [12] and also in [15]. The 
proposed model is implemented on a 40 nm CMOS 
technology and exhibits low lock time, minimum jitter and 
considerable power saving as stated in [12][15]. 
     An All Digital PLL which has been used for frequency 
synthesis in RF wireless applications is presented in [16]. To 
avoid analog tuning which requires fine resolution, DCO is 
used instead of VCO. In [16], charge pumps are replaced by 
a time to digital converter and first order simple digital loop 
filter which are build around digital circuitry which ease the 
implementation as mentioned in [2] and utilize the 
sophisticated digital circuitry. The proposed model presents 
novel techniques to achieve ultra-fast frequency acquisition 
in as less as 50 µs as stated in [16] in parallel to maintaining 
low levels of the phase noise and also spurs internally within 
the system during the transmission and reception. This is 
made possible by varying the loop bandwidth as discussed in 
[16]. 
     A DPLL design based on the Bang-Bang Algorithm is 
proposed in [12] and typically consists of a Bang-Bang PFD, 
a finite state machine (FSM), a digital loop filter (DLF), a 
Digitally Controlled Oscillator (DCO) with Delta-Sigma 
Modulator (DSM) and a divider chain for the desired tuning 
frequency. The components and functions of a Bang-Bang 
DPLL have already been discussed in [4][11][12][14] and 
some other related works.  The Bang-Bang Algorithm 
however has been modified in [12] by adding a Lock 
Monitor unit (LM) which selects in between the conventional 
Bang-Bang algorithm and the modified one under conditions 
of phase error. The system settles down at around 300µs 
when the modified algorithm is applied in [12] as compared 
to poor 1.06 ms for the old design. The proposed ADPLL is 
implemented on 90 nm CMOS process [12][17] and exhibits 
low jitter of 2.622 ps and is a good option for fast 
communication. 
       A novel parallel processing architecture for digital 
carrier recovery (CR) which is suitable for ultra high speed 
coherent optical receivers (more than 100 Gbps) is presented 
in [18]. The feedback or non-linear path leads to additional 
time in settling down of the loop response ultimately slowing 
down the system‘s time performance [18][19].The proposed 
model incorporates parallel processing in the feedback loop 
of traditional DPLLs as stated in [18]. This leads to a low 
latency parallel DPLL architecture which computes the 
feedback loop operations in approximately lesser number of 
reference clock cycles than the serial DPLL thus leading to 
speed up of the DPLL performance maintaining capture 
range and bandwidth making it suitable for implementing in 
both ASIC and FPGA platforms. The system is tested under 
QPSK with parallelism equal to 16 at 10 Giga-symbols per 
second and exhibit much precise values of kpand ki while 
having a capture range of 1 GHz which is the maximum 
theoretical frequency offset thus proving the superiority of 
PDPLL design in [18]. 
     A novel model for an All Digital Phase Locked Loop that 
has been proposed for providing higher performances for 
wideband frequency tracking and also at the same time 
provides noise reduction while shortening the time required 
for settling down to the synchronized state where the input 
reference signal and the DCO‘s signal are in lock as stated in 
[20]. It shows good performance in terms of fast acquisition 
and also noise reduction which is achieved by incorporating 
a ‗controllable shift filter‘ which cuts down the system noise 
to the minimum. Such aspects of the shiftable filter which 
adapts to a reference frequency to nullify noise have been 
discussed in [3] also. It provides wideband frequency 
tracking with aid from the module incorporated for 
synchronizing to the desired frequency as discussed in [20]. 
The proposed design can be packed as an IP core for SoC 
applications. 
     A Flash Fast Locking DPLL system using 0.18 µm 
CMOS process and a supply of 3.3 volts power supply is 
proposed in [21]. Similar work has been discussed in [22]. 
The design proposed in [21] operates in two stages: firstly, 
the coarse tuning stage where the desired frequency is tuned 
to lock the DPLL to exactly that frequency. The coarse 
tuning setup uses a Flash A/D converter instead of the 
Successive Approximation Converter presented in [22]. The 
second stage of operation is the fine tuning or tracking of the 
signal in its proper phase which is common to all DPLL 
structures. The proposed system in [21] shows better time 
performance as compared existing DPLL designs and for 
sufficient number of frequency comparators, the lock time 
will always be lower than 140 ns as compared to traditional 
DPLLs which have lock time up to 290 ns  [21][22]. 
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    Some notable time performance improvement techniques 
proposed for DPLLs in recent times have been outlined in 
Table I in terms of technique used, performance parameters 
and results obtained. 
TABLE 1: VARIOUS TIME PERFORMANCE 
IMPROVEMENT TECHIQUES FOR DPLLS 
S.No Technique Used 
Performance Parameter 
and Result 
1. 
Digital LC-PLL design proposed 
in [14]. Phase is calibrated in 
terms of input reference; LC unit 
leads to magnetic coupling 
reducing latency. 
Locking Time achieved is 
100 ns. Phase Error is less 
than 2º. 
2. 
ADPLL instead of DPLL in [16]; 
time to digital converter instead of 
charge pump; first order loop. 
Acquisition Time as low as 
50 µs. 
3. 
Modified version of Bang-Bang 
(BB) Algorithm in [12]; Lock 
Monitor Unit checks phase error 
crossing reference. 
Locking Time is 300 µs as 
compared to BB-locking at 
1.06 ms; low jitter of 2.622 
ps. 
4. 
Parallel Processing Architecture 
for feedback loop is proposed in 
[18] for DPLL carrier recovery 
unit; QPSK symbols are 
processed. 
Lesser number of reference 
clock cycles; provides 
similar BER performance 
as serial DPLL with 
parallelism of 16 at 20 
Gbps. 
 
5. 
ADPLL proposed in [20] for 
wideband frequency tracking; 
controllable shift filter to cut 
down system noise; uses two step-
acquisition.  
Lesser number of reference 
clock cycles; returns to 
stable state in as low as 4 
clock cycles. 
6. 
A Flash based DPLL is proposed 
in [21]; uses two-step acquisition, 
coarse tune stage consists of a 
Flash A/D converter; fine tune 
phase tracking is common for all 
DPLLs. 
Low lock time of 140 ns 
Compared to traditional 
designs that need time upto 
290 ns. 
7. 
A SAR based DPLL is proposed 
in [22]; two step acquisition with 
coarse tune stage realized by a 
Successive Approximation based 
A/D converter. 
Percentage saving of lock 
time as compared to 
contemporary designs is 
around 50 percent. 
8. 
ZC-DPLL proposed in [4] for 
high Doppler Environment; 
hyperbolic non-linearity and Ʃ-Δ 
modulator block. 
Improvement in time jitter 
delay by a factor of 6.4 to 
previous design. 
  9. 
No delay TDL proposed in [11]; 
phase shifter instead of delay unit. 
Phase plot shows faster 
locking; lock-in range 
improvement by 3.68. 
 10. 
ZC-DPLL Frequency Synthesizer 
in [6] 
Fast lock on phase plot  
 
Based on the tabulated information in Table I and the 
detailed discussion carried out in this section, it can be stated 
that time performance improvement for DPLLs is currently a 
focused area of research because DPLLs are widely deployed 
in communication systems and time efficiency is a key 
concern. It can be seen from the study that most designs that 
have been proposed focus on time performance improvement 
from the point of view of parallelized architecture [23], 
reducing the jitter tracking delay [24], linearizing the PFD 
response [25], reducing the feedback delay [26] etc. But 
there remains huge scope for DPLL time performance 
improvement from the aspect of reducing processing time. 
 
5. Conclusion 
DPLL technology has evolved over the years and plays a 
crucial role in modern day communication systems due to its 
versatile nature. The performance of communication systems 
is bottlenecked by time delay. Systems which can optimize 
well between time and error performance are preferred. 
DPLL is composed of a number of sub-units including a 
feedback loop and are limited by delays. So, time efficient 
DPLL systems have been focused in recent times. A survey 
on different time performance improvement techniques 
proposed for DPLLs is presented here. From the detailed 
survey, it can be concluded that time performance of DPLLs 
is an important issue and needs to be addressed properly. 
Most recent designs focus on improving time efficiency from 
the aspect of reducing delays arising due to jitter, non-
linearity of PFDs etc. However, emphasis should also be laid 
upon reducing processing delays in DPLL systems. 
 
Acknowledgement 
We would like to thank Mr. Basab Bijoy Purkayastha, Dept. 
of Physics, Indian Institute of Technology Guwahati, Mr. 
Ragib Nasir Ahmed and Mr. Kaustubh Bhattacharyya, Dept. 
of ECE, School of Technology, Assam Don Bosco 
University for their valuable inputs provided during the 
survey. The authors are also thankful to the Ministry of 
Communication and Information Technology, Govt. of India, 
for facilitating the research. 
 
References 
[1] Q. Nasir and S. Al-Araji, ―Linearized Phase Detector 
Zero Crossing DPLL Performance Evaluation in Faded 
Mobile Channels‖, Circuits and Systems, Vol. 2, No. 3, 
2011, pp. 139-144. doi: 10.4236/cs2011.23021. 
[2] B.B. Purkayastha and K.K. Sarma. ( 2014, June 16). A 
Digital Phase Locked Loop based Signal and Symbol 
Recovery System for Wireless 
Communication.(1
st
Edition).[Online].1860(4862).Availa
ble:www.springer.com/us/book/9788132220404[Januar
y,2015]. 
[3] S. Bhattacharyya, R.N. Ahmed, B.B. Purkayastha and 
K.Bhattacharyya, ―Zero Crossing Algorithm based 
Phase Recovery for DPLL based Wireless 
Communication‖, in Proc. IEEE International 
Conference on Computing, Communication and 
Automation (ICCCA 2015), School of Computing 
Science and Engineering, Galgotias University, Greater 
Noida, India, May 2015, pp. 1220-1226. 
[4]  E. Salahat, M.A. Qutayri, S.R. Al-Araji and H. Saleh,―A 
Zero Crossing  Digital Phase Locked Loop Architecture 
with Hyperbolic Non-Linearity for High Doppler 
Environments‖, in Proc. 21st IEEE International 
ADBU-Journal of Engineering Technology 
 
AJET, ISSN: 2348-7305, Volume 4(1), 2016 188  
 
Conference on Electronics, Circuits and Systems, 
Marseille, December 2014, pp. 56-59. 
[5]  B.B. Purkayastha and K.K. Sarma, ―A Digital Phase  
Locked Loop based System for Nagakami-m fading 
Channel Model”, International Journal of Computer 
Applications (0975-8887), Vol. 42, No. 9, March 2012, 
pp. 1-8. 
[6]  E. Salahat, S.R. Al-Araji and M. Al-Qutayri, ―A 
Frequency Synthesizer  based on Zero Crossing Digital 
Phase Locked Loop”, in Proc. 20th IEEE International 
Conference on Electronics, Circuits and 
Systems(ICECS), Abu Dhabi, 8-11th December 2013, 
pp. 835-838. 
[7]  S. Kandeepan, ―Steady State Distribution of a 
Hyperbolic Digital TanLock Loop with Extended Pull-in 
Range for Frequency Synchronization in High Doppler 
Environment‘‘, IEEE Transactions on Wireless 
Communications of IEEE Communications Society, Vol. 
8, No. 2, February 2009, pp. 890-897. 
[8] E. Salahat, M.A. Qutayri, and S.R. Al-Araji,―Robust 
Hyperbolic Sigma Delta Based No Delay Tan Lock 
Loop for Wireless Communications‖, in Proc.80th IEEE 
Vehicular Technology Conference(VTC Fall), 
Vancouver, BC, September 2014, pp. 1-4. 
[9]  S.R. Al-Araji, E.Salahat, D.Kilani, S.A. Yasin, H. 
Alkhoja and J. Aweya, ―Adaptive Zero Crossing Digital 
Phase Locked Loop for Packet Synchronization”, in 
Proc. 11th IEEE International New Circuits and 
Systems Conference (NEWCAS), Paris, 16-19th June 
2013, pp. 215-221. 
[10] S. Levantino and C. Samori, ―Non-Linearity 
Cancellation in Digital PLLs‖, in Proc. IEEE Custom 
Integrated Circuits Conference (CICC), San Jose, CA, 
22-25 September 2013, pp.1-8. 
[11] E. Salahat, M.A. Qutayri, and S.R. Al-Araji, ―Robust 
Hyperbolic Ʃ-Δ Based No Delay Tan Lock Loop for 
Wireless Communications‖, in Proc. 80th IEEE 
Vehicular Technology Conference(VTC Fall), 
Vancouver, BC, September 2014, pp. 512-517. 
[12] C.C. Hung and S.I. Liu, ―A 40-GHz Fast-locked All-
Digital Phase Locked Loop using a Modified Bang-
Bang Algorithm‖, IEEE Transactions on Circuits and 
Systems II: Express Briefs, Vol. 58, No. 6, June 2011, 
pp. 321-325. 
[13] Rohde and Schwarz, ―5G Technology‖, Internet: 
www.rohdeschwarz.com/en/solutions/wireless-
communications/5g/5g-fundamentals_229439.html, Oct. 
25, 2014 [Sep. 23, 2015] 
[14] A. Rylyakov and et.al., ― Bang Bang Digital PLLs at 11 
and 20 GHz with sub-200fs integrated jitter for high 
speed serial Communication Applications‖, in Proc. 
IEEE International Solid State Circuits Conference 
(Digest of Technical Papers), ISSCC 2009, San 
Fransisco (CA) , February 2009, pp.94-95. 
[15] M. Hekmat and et.al., ― A 25 GHz Fast-Lock Digital LC 
PLL with    Multiphase Output using a magnetically 
coupled loop of oscillators‖, IEEE Journal of Solid-State 
Circuits, Vol. 50, No. 2, February 2015, pp. 490-502.  
[16] R.B. Staszewski and P.T. Balsara, ― All Digital PLL 
with Ultra Fast Settling‖, IEEE Transactions of Circuits 
and Systems-II, Express Briefs, Vol. 54, No. 2, February 
2007, pp. 181-185. 
[17] C.C. Hung and S.I. Liu, ― A 35.56 GHz All-Digital 
Phase Locked Loop with high resolution varactors‖, in 
Proc. International Symposium on VLSI Design 
Automation and Test, Hsinchu, Taiwan, April 2010, pp. 
245-248. 
[18] P. Gianni and et.al., ― A Novel Low-Latency Parallel 
Architecture for Digital PLL with Application to Ultra-
High Speed Carrier Recovery Systems‖, in Proc. 7th 
IEEE International Southern Conference on 
Programmable Logic, Corodoba, April 2011, pp. 13-15. 
[19] M. Kuschnerov and et.al., ― DSP for coherent single 
carrier receivers‖, Journal on Lightwave Technology, 
Vol. 27, No. 16, August 2009, pp.3614-3622.  
[20] S. Chang-Hong and et.al., ―An All-Digital Phase 
Locked Loop System with High Performance on 
Wideband Frequency Tracking‖, in. Proc. 9th 
International Conference on Hybrid Intellegent Systems, 
Shenyang, 2009, pp. 460-463.  
[21] M.F. Wagdy and et.al., ― A Novel Flash Fast Locking 
Digital Phase Locked Loop‖, in Proc. 6th International 
Conference on Information Technology: New 
Generations, Las Vegas, April 2009, pp.47-52. 
[22] M.F. Wagdy and et.al., ― A Novel SAR Fast-Locking 
Digital PLL: Behavioral Modeling and Simulations 
using VHDL-AMS‖, in Proc. 22nd International 
Conference on Microelectronics (ICM 2010), Cairo, 
December 2010, pp.399-402.  
[23] P. Gianni and et.al., ―A New Parallel Carrier Recovery 
Architecture for       Intradyne Coherent Optical 
Receivers in the presence of Laser Frequency 
Fluctuations‖, in Proc. IEEE Global Communications 
Conference (Globecom 2011), Houston, USA, 
December 2011, pp. 1-6. 
[24] Woo Namgoong, ―Observer-Controller Digital  PLL‖, 
IEEE Transactions on Circuits and Systems-I: Regular 
Papers, Vol. 57, No. 3, March 2010, pp. 631-641. 
[25] S. Levantino and C. Samori, ―Non-Linearity 
Cancellation in Digital PLLs‖, in Proc. IEEE Custom 
Integrated Circuits Conference (CICC 2013), San Jose, 
CA, 22-25 September,2013, pp.1-8. 
[26] Omar-Al-Kharji Ali et.al., ―Digital TanLock Loop 
without a Phase Shifter‖, in Proc. 9th International 
Symposium on Communication Systems, Networks and 
Digital Signal Processing (CSNDSP 2014), Manchester, 
23-25 July,2014, pp.851-855. 
 
Authors Profile 
 
Sabyasachi Bhattacharyya has received his B.Tech degree 
in Electronics and Communication Engineering from Don 
Bosco College of Engineering and Technology, under Assam 
Don Bosco University, Guwahati, Assam. He has served in 
the Department of ECE, Assam down town University, 
Panikhaiti, Guwahati, Assam from August 2013 to July 
2014. He is currently pursuing M.Tech Final Year with 
specialization in Signal Processing and Communication in 
the Department of ECE, Gauhati University Institute of 
Science and Technology, Guwahati, Assam, India. His 
research interests include Digital Phase Locked Loops, 
ADBU-Journal of Engineering Technology 
 
 189 AJET, ISSN: 2348-7305, Volume 4(1), 2016 
 
DPLL based Wireless Communication, Communication 
System Design, VLSI design for Communication etc. 
 
 
 
 
Aradhana Misra is currently working as Assistant Professor 
in the Department of Electronics and Communication 
Engineering, Gauhati University. She obtained her B.Tech 
degree from Sikkim Manipal Institute of Technology, 
Sikkim, India and M.Tech degree from Gauhati University. 
Her area of research is Wireless Communication and Signal 
Processing.  
 
 
Kandarpa Kumar Sarma is currently working as Associate 
Professor in the Department of ECT, Gauhati University, 
Guwahati, India. He obtained his M.Tech and PhD degrees 
from the Indian Institute of Technology Guwahati, India. His 
areas of interest include MIMO systems, mobile 
communication, soft computation, antenna design and speech 
processing. He is a senior member of IEEE (USA) and 
Fellow of IETE (India). 
 
 
 
  
